Mengming Li

Email: mengming.li@outlook.com GitHub: github.com/limengming

Summary	I am a Ph.D. student at the Electronic and Computer Engineering Department of the Hong Kong University of Science and Technology (HKUST), advised by Prof. Zhiyao Xie. Before that, I successfully obtained a master's degree from Zhejiang University. During this period, I have published several top-tier conference and first-authored papers. Additionally, I was the recipient of the national scholarship and the "Outstanding Graduate of Zhejiang University and Zhejiang Province." My skillset encompasses proficiency in C++, Gem5, and Chisel.		
Education	Hong Kong University of Science and Tea PhD Supervisor: Zhiyao Xie.	chnology Hongkong, China September 2024 – Present	
	Zhejiang University Master Supervisor: Kai Bu. <i>GPA: 3.76/4, rank: 1/48</i>	Zhejiang, China September 2020 – March 2023	
	Guangdong Ocean University Bachelor GPA: 3.69/5, rank: top 10%	Guangdong, China September 2016 – June 2020	
Publications	Integrating Prefetcher Selection with Dynamic Request Allocation Im- proves Prefetching Efficiency Mengming Li, Qijun Zhang, Yongqing Ren, Zhiyao Xie. The 31th IEEE International Symposium on High-Performance Computer Archi- tecture (HPCA 2025).		
	unXpec: Breaking Undo-based Safe Speculation Mengming Li, Chenlu Miao, Yilong Yang, Kai Bu. The 28th IEEE International Symposium on High-Performance Computer Archi- tecture (HPCA 2022). (The first top-tier conference paper in computer architecture area from Zhejiang University)		
	TreasureCache: Hiding Cache Evictions against Side-Channel Attacks Mengming Li , Kai Bu, Chenlu Miao. <i>IEEE Transactions on Dependable and Secure Computing (TDSC)</i>		

	SwiftDir: Secure Cache Coherence without Overp Chenlu Miao, Kai Bu, Mengming Li, Shaowu Mao, Jia The 55th IEEE/ACM International Symposium on Mic 2022). (The first MCIRO paper from Zhejiang Uni	protection nwei Jia. proarchitecture (MICRO versity)
	Hitchhiker: Accelerating ORAM with Dynamic S Jingsen Zhu, Mengming Li, Xingjian Zhang, Kai B Song. IEEE Transactions on Computers (TC)	cheduling u, Miao Zhang, Tianqi
Research interests	CPU Core Design for Improving PPA (Performance, Power and Area) Computer Architecture and Security, Side Channel Attacks and Defenses	
Jobs	Intel Labs ChinaBeijing, ChinaResearch ScientistApril 2023 – September 20241. Profiling the memory access block of RISC-V CPU core to find the bottleneck.2. Microarchitecture design (with simulator Gem5 and RTL language Chisel)for CPU cache and its prefetchers.3. Study the coordination strategies between different cache prefetchers.4. Collaborate with the backend team to optimize the PPA and timing for the designed microarchitectures.	
Internship	Intel Labs ChinaCPU Architecture Research InternPerformance modeling and microarchitecture design ofChina Southern Power GridResearch InternApplication of Security Chips in the power field	Beijing, China May 2022 – March 2023 on RISC-V CPU Guangzhou, China Jul 2021 – Aug 2021
Honors and Scholarships	Outstanding Graduates of Zhejiang Province Outstanding Graduates of Zhejiang University National Scholarship Outstanding Graduates of Guangdong Ocean Universi Programming Ability Test (PAT, 53/1398) Second Prize, National Computer Games Tournament (Chinese Association for Artificial Intelligence) Second-class Scholarship, Guangdong Ocean Universit	2023 2023 2022 2022 2019 2019 2018 2017,2018
Skills	Tools C++, Chisel, C, Python, Gem5, Chisel, Latex, Matplotli Languages Chinese (native), English (spoken and written)	b